The increasing characteristics variability in nano-CMOS devices becomes a major challenge to scaling and integration. In this work, a large-scale statistically sound "atomistic" circuit-device coupled simulation methodology is presented to explore the discrete-dopant-induced characteristic fluctuations in nano-CMOS digital circuits. According to the simulation scenario, the discrete-dopant-induced characteristic fluctuations are examined for a 16-nm-gate MOSFET and inverter circuit. The fluctuations of the intrinsic current-voltage and capacitance-voltage characteristics, and timing behaviors for the explored device and circuit are estimated. The timing fluctuation may result in a significant signal delay in the digital circuit. Consequently, links should be established between circuit design and fundamental device technology to allow circuits and systems to accommodate the individual behavior of every transistor on a silicon chip. The proposed simulation approach could be extended to outlook the fluctuations in various digital and analog circuits.
Introduction
Yield analysis and optimization, which take the manufacturing tolerances, model uncertainties, variations in the process parameters, etc, into account, have been known as indispensable components of the circuit design methodology [1] . Various randomness effects resulting from the random nature of manufacturing process, such as ion implantation, diffusion, and thermal annealing, have induced significant fluctuations of electrical characteristics in nano-MOSFETs. The number of dopants is of the order of tens in the depletion region of a MOSFET, whose influence on device characteristic is large enough to be distinct [2] . Diverse approaches have recently been reported to study fluctuation-related issues in semiconductor devices and circuits [2] [3] [4] [5] [6] [7] . However, the attention is less drawn on the existence of timing characteristic fluctuations of an active device due to random dopant placement.
Moreover, due to the randomness of the dopant position in the device, the fluctuation of the device's gate capacitance is hard to be modeled in the current compact models [7] . Therefore, in this study, we propose a large-scale statistically sound circuit-device coupled simulation approach to analyze the random dopant effect in nano-CMOS circuit, concurrently capturing the discrete-dopant-numberand discrete-dopant-position-induced fluctuations. Based on the statistically generated large-scale doping profiles, the device simulation is performed by solving a set of three-dimensional (3D) drift-diffusion equations with quantum corrections by the density gradient method [8, 9] on a parallel computing system [10, 11] . In the estimation of the circuit-level characteristics fluctuations, to capture the nonlinearity of gate capacitance fluctuation, the aforementioned device equations are coupled with the circuit nodal equations of the studied circuit and solve simultaneously. The proposed simulation approach can outlook the fluctuations in circuit characteristics and benefit the development of next generation nanoelectronic circuits and systems.
The paper is organized as follows. In Sec. 2, we introduce the large-scale statistically sound "atomistic" simulation approach and simulation techniques for studying the random dopant effect in nanoscale device and circuit. In Sec. 3, we investigate the discrete-dopant-induced device and circuit characteristic fluctuations in the 16-nm-gate CMOS circuit. Finally, we draw conclusions and suggest future work. Figure 1 shows the simulation flow for the proposed approach. To consider the effect of random fluctuation of the number and location of discrete dopants in the channel region, 758 dopants are randomly generated in a (80 nm) 3 cube, in which the equivalent doping concentration is 1.48×10 18 cm −3 (the nominal channel doping concentration), as shown in Fig. 1(a) . The cube of (80 nm) 3 is then partitioned into sub-cubes of (16 nm) 3 . The number of dopants in the sub-cubes may vary from zero to 14, and the average number is six, as shown in Figs. 1(b), 1(c), and 1(f). Then the coordinates of discrete dopants in these sub-cubes are equivalently mapped into the corresponding coordinates in device channel region for the 3D device simulation, as shown in Fig. 1(d) . The device simulation is performed by solving a set of 3D drift-diffusion equations with density gradient quantum correction [8, 9] . The step function is used to include the discrete dopant effect into the source of the Poisson equation. The step function H(x, y, z) = 1, for x ≥ 0, y ≥ 0, and z ≥ 0; H(x, y, z) = 0, otherwise. The effect of the discrete dopant is considered by including the following term into the source doping concentration of the Poisson equation
Simulation Technique
k is numbers of dopant in the device channel. N dopant A is the associated doping concentration for a dopant within a box. The volume of the box is defined by two coordinates, the lower point (x l , y l , z l ) and the upper point (x u , y u , and z u ). To calculate the numerical solution of the 3D device transport equations, we first decouple the coupled partial differential equations by the Gummels decoupling method. The device transport equations are approximated by the finite volume method over a nonuniform mesh. Then the nonlinear algebraic equations are solved with the monotone iteration method [12] on our parallel computing system [10, 11 ]. An inverter circuit is then adopted as an example for estimating the circuit characteristics fluctuations, as shown in Fig. 1 (e). The circuit nodal equations are then formulated (node1:
Currently, there is no well-established compact model available for describing the discrete-dopant-induced nonlinear device characteristic fluctuations, instead of using a compact modeling approach, the circuit nodal equations are coupled with device transport equations and solved simultaneously to examine the circuit characteristic fluctuations [13, 14] . The simulation flow for the proposed device and circuit-device coupled simulations is shown in Fig. 1(g) . The large-scale simulation technique is statistically sound for random dopant fluctuation characterization.
Results and Discussion
Position (nm) 4 5 6 7 Quantum Potential (V) ) illustrate the mesh size dependence of the classical and quantum mechanical potentials for a single discrete dopant within the silicon channel. In the "atomistic" simulation, the key point to study random impurities induced fluctuation relies on how to introduce the microscopic non-uniformity of localized impurity distributions inside the device. In conventional drift-diffusion approach for a large device size, the number of impurities included in each mesh exceeds one and the equivalent doping concentration does not change abruptly at every mesh node. Also, the dopant density at each mesh node changes gradually and the nonuniformity of impurity arrangement is averaged.
However, for the nanoscale transistor, the corresponding number of impurities is significantly reduced. Most meshes contain no dopant or, at most, one dopant. The dopant density at each mesh node changes its order of magnitude and behaves like a δ -function. The resolution of individual impurities for the conventional drift-diffusion simulation using a fine mesh creates problems of singularities in the Coulomb potential, as shown in Fig. 2(a) . The sharp Coulomb potential wells may un-physically trap majority carriers, reduce the mobile electron concentration, modify the depletion region, and alter the threshold voltage (V th ). Therefore, the density gradient quantum correction [8, 9] is used to handle the discrete dopant effect by properly introducing the related quantum mechanical effects, as plotted in Fig. 2(b) . The quantum mechanical potential shows less sensitivity to the mesh size and is quite similar for mesh spacing below 0.5 nm. We notice that the potential barrier of the Coulomb well is about 45 mV, which roughly corresponds to the ground state of a hydrogenic model of an impurity in silicon. The detailed physical mechanism was described somewhere else [3] [4] [5] . Figure 3(b) shows the capacitance-voltage (C-V) characteristics of the discrete-dopant-fluctuated 16-nm-gate planar MOSFETs. The lateral shift and the changed shape for the C-V curves are observed. The lateral shift of gate capacitance results from the variation of V th and may be described by the correspond parameters in a compact model. However, the changed shape of the C-V curves result from the position of discrete dopants in the channel, and it is hard to be described by any compact modeling approach [8, 9] . Figure 4 compares the off-state potential profiles for two devices with the same dopant number (six dopants) in the channel region but with different V th . The potential barriers in Fig. 4 are induced by the corresponding dopants within the device channel. The different distribution of discrete dopants may induce different potential profiles and thus alter the device's transport characteristics. The V th difference between Figs. 4(a) and 4(b) is about 139 mV, which is 99% of the nominal V th , 140 mV. Therefore, instead of using a compact modeling approach, we have to use device simulation, and a circuit and device coupled simulation approach to capture the nonlinear variations induced by the discrete-dopant-position effect. Figure 5 (a) shows the voltage transfer curves for the discrete-dopant-fluctuated 16-nm-gate CMOS inverters. Two points on the voltage transfer curve determine the noise margins of the inverter. These are the maximum permitted logic "0" at the input, V IL , and the minimum permitted logic "1" at the input, V IH . The two In the inverter circuit, the maximum slope of the voltage transfer curve implies the maximum voltage gain of the inverter. Therefore, the voltage gain fluctuation of the inverter is estimated, which is about 7% of the nominal value, as shown in the inset of Fig. 5(a) . Noise margins for the logic "0" and "1", NM H and NM L , as a function of the dopant number are plotted in Fig. 5(b) , where the NM H and NM L are defined. The NM L is increased with the increasing dopant number in the N-MOSFET due to the increased V th of device. For the NM H , as numbers of dopant in the P-MOSFET increases, the increased V th of device may decrease the V IH of voltage transfer curve and thus increase the NM H . We notice that even for cases with the same number of dopants within device channel, their noise margins are still quite different due to the different distribution of random dopants. The noise margins of the inverter circuit may be increased as dopant number increases; however, the fluctuations of the noise margins are also increased due to the more sources of fluctuation in the device channel region. Figure 6 shows the timing characteristics of the CMOS inverter. The input and output signals are shown in Fig. 6(a) . Figures. 6(b) and 6(c) are the zoom-in plots for the fall and rise transition characteristics of the output signal, where the rise time (t r ), the fall time (t f ), low-to-high delay time(t LH ) and high-to-low delay time (t HL ) are defined in the insets. The timing fluctuations are consequently summarized in Fig. 6(d) . For the studied inverter circuits, the t r fluctuation is larger than the t f fluctuation because of the smaller driving capability of the P-MOSFET than that of the N-MOSFET. The device with the larger driving capability may require less time to charge and discharge the load capacitance and thus exhibits less timing fluctuations. The t r and t f fluctuations may not play an important role in timing characteristics; however, their maximum difference are about 23% and 12%, which bring a significant impact on timing. The delay time is dependent on the starting point of the signal transition, for example the time of 90% of the logic "1" for t HL and the time of 10% 
Conclusions
Statistical variability introduced by discreteness of charge and granularity of matter could not be completely eliminated by advanced process control and already critically affects timing issues in digital logic circuits. In this paper, a large-scale 3D "atomistic" circuit-device coupled simulation approach has been implemented to investigate the discrete-dopant-induced characteristic fluctuations in nano-CMOS digital circuits. The quantum mechanical potential is less sensitive to the mesh size and quite similar for mesh spacing below 0.5 nm. The quantum mechanical potential barrier is about 45 mV, which roughly corresponds to the ground state of a hydrogenic model of an impurity in silicon. According to the proposed simulation scenario, the nonlinearity of device characteristic fluctuations including discretedopant-number and discrete-dopant-position effects have been estimated in terms of surface potential, I-V, and C-V curves. For the discrete-dopant fluctuated 16-nmgate inverter circuit, The maximum difference of t f , t r , t HL and t LH are about 23%, 12%, 101.8% and 73.5%, respectively. The significant timing variation may result in significant timing violation and delay in state-of-art nano-CMOS circuits and systems. The study may benefit the development of next generation nanoscale circuits and systems, where the design paradigms have to change to acclimatize the even increasing variability. Besides the inverter circuits, the simulation approach could be further applied for various digital and analog circuits characteristic fluctuations. Also, the fluctuation suppression techniques could be verified and developed.
